













(a) Memory address




(b) Cache mapping



(a) Memory address





Cache



Main memory



(b) Cache mapping






(a) Memory address


Index
00
01
10
11




Main memory

(b) Cache mapping







(a) Memory address



(b) Cache mapping



(a) Memory address



(b) Cache diagram

